DRAM Layout Engineer – IP Layout & Verification (San Pedro Tlaquepaque)

DRAM Layout Engineer – IP Layout & Verification (San Pedro Tlaquepaque)

04 ago
|
Micron Memory Malaysia Sdn Bhd
|
San Pedro Tlaquepaque

04 ago

Micron Memory Malaysia Sdn Bhd

San Pedro Tlaquepaque

Micron Technology, Inc. is seeking a DRAM Design Tech Layout Engineer in Tlaquepaque, Jalisco, Mexico.

You will translate schematics into layout suitable for fabrication reticles and work with Design and other engineering groups to apply various layout techniques for digital and analog circuits. Responsibilities include IP layout development, layout verification (LVS/DRC/EM), and ensuring on‑time delivery of high‑quality layouts.

#J-18808-Ljbffr

📌 DRAM Layout Engineer – IP Layout & Verification (San Pedro Tlaquepaque)
🏢 Micron Memory Malaysia Sdn Bhd
📍 San Pedro Tlaquepaque

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer – ip layout & verification (san pedro tlaquepaque) / san pedro tlaquepaque

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer – ip layout & verification (san pedro tlaquepaque) / san pedro tlaquepaque