04 nov
|
Semtech
|
Ciudad de México
04 nov
Semtech
Ciudad de México
Semtech is seeking an ASIC/Layout Design Engineer 1 to perform basic physical design and layout activities in our semiconductor environment. You will support ASIC layout development, assist with verification, and help implement design components with attention to detail.
The role requires familiarity with layout principles, EDA tools, and collaboration with engineering teams. You will help with placement, routing, DFM checks, and documentation, while learning semiconductor technologies and
#J-18808-Ljbffr
📌 ASIC Layout Engineer I (Hybrid) (Ciudad de México)
🏢 Semtech
📍 Ciudad de México