Micron Technology, Guadalajara, Mexico, seeks a Layout Design Engineer to advance analog and mixed-signal layout for High Bandwidth Memory applications. You will collaborate with general teams on multiple projects, delivering block-level layouts with high quality.
The role requires 5+ years in advanced CMOS layout, proficiency with Cadence and Mentor tools, and strong fundamentals in analog layout, matching, and parasitics.