Ciena is seeking an Analog Layout Engineer in Mexico to contribute to high-speed analog circuit layouts using deep-submicron CMOS technologies, including FinFETs. You will collaborate with senior designers to plan, place, route, and verify layouts, ensuring device performance and layout quality.
Responsibilities include evaluating layout feasibility, performing verification checks, and driving productivity with tool features while working with cross-functional teams.