Semtech is seeking an ASIC/Layout Design Engineer 1 to support basic physical design and layout activities for our semiconductor projects. You will help with layout of standard cells, memory blocks, and basic circuit elements, and assist DRC/LVS verification and data preparation for manufacturing.
You will work with EDA tools, contribute to design kit updates, and participate in technology migrations while developing knowledge of semiconductor fabrication rules and layout practices.