DRAM Layout Engineer – IP Layout & Verification (México)

DRAM Layout Engineer – IP Layout & Verification (México)

20 oct
|
Micron Technology
|
México

20 oct

Micron Technology

México

Micron Technology, Inc. is seeking a DRAM Design Tech Layout Engineer in Tlaquepaque, Jalisco, Mexico.You will translate schematics into layout suitable for fabrication reticles and work with Design and other engineering groups to apply various layout techniques for digital and analog circuits. Responsibilities include IP layout development, layout verification (LVS/DRC/EM), and ensuring on‑time delivery of high‑quality layouts.#J-18808-Ljbffr

📌 DRAM Layout Engineer – IP Layout & Verification (México)
🏢 Micron Technology
📍 México

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer – ip layout & verification (méxico) / méxico

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer – ip layout & verification (méxico) / méxico