Senior DRAM Layout Engineer – Tape-Out & Verification (México)

Senior DRAM Layout Engineer – Tape-Out & Verification (México)

20 oct
|
Micron Technology
|
México

20 oct

Micron Technology

México

Micron Technology, Inc. in Mexico’s Jalisco region is seeking a DRAM DEG Layout Designer to translate schematics into physical layouts for fabrication tape-outs, coordinating with design and CAD teams to meet deadlines and ensure design integrity.

You will develop and optimize IP layouts for DRAM products, perform DRC/LVS/EM checks, and collaborate with integral engineering teams to resolve layout challenges and deliver high-quality tape-outs.

#J-18808-Ljbffr

📌 Senior DRAM Layout Engineer – Tape-Out & Verification (México)
🏢 Micron Technology
📍 México

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior dram layout engineer – tape-out & verification (méxico) / méxico

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior dram layout engineer – tape-out & verification (méxico) / méxico