Micron Technology in Guadalajara, Mexico, seeks a Layout Design Engineering Manager to lead a distributed team delivering analog, mixed-signal, and custom layouts for high-performance AI and HPC applications.
You will guide layout development, verification (DRC/LVS), and block-level delivery, while mentoring engineers and coordinating multiple projects across general teams. A strong CMOS background and hands-on IP experience are required.