09 oct
|
Micron
|
Xalisco
Micron Technology, in Guadalajara, Mexico, is seeking a Layout Design Engineer to contribute to analog, mixed-signal and full-chip level integration for advanced memory technologies.
You will perform layout verifications, plan and deliver block layouts on time, and collaborate with integral engineering teams across multiple projects, leveraging Cadence VLE/VXL and Mentor Calibre tools. A BE or MTech in Electronic/VLSI is required.
📌 Senior HBM Layout Design Engineer for AI (Xalisco)
🏢 Micron
📍 Xalisco