08 oct
|
Micron
|
Ciudad de México
08 oct
Micron
Ciudad de México
Micron Technology is seeking a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will learn floorplanning, placement, routing, and physical verification alongside seasoned layout engineers.You will also help develop automation solutions to boost productivity and design quality using scripting and AI-assisted development.
#J-18808-Ljbffr
📌 DRAM IP Layout Intern — Automation & Verification (Ciudad de México)
🏢 Micron
📍 Ciudad de México