DRAM Layout Engineer — Lead IP Design (México)

DRAM Layout Engineer — Lead IP Design (México)

07 oct
|
Micron
|
México

07 oct

Micron

México

Micron Technology, Inc. is seeking a senior DRAM layout engineer to translate schematics into IP layouts for DRAM chips and lead layout activities across integral teams. You will verify layouts using LVS/DRC/EM and ensure on-time delivery with quality standards.
The role requires 3+ years in CMOS layouts, strong fundamentals in layout and routing, and deep Cadence/Mentor Calibre expertise. Collaboration with CAD and circuit teams is essential, enabling high-performance memory tech.

📌 DRAM Layout Engineer — Lead IP Design (México)
🏢 Micron
📍 México

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer — lead ip design (méxico) / méxico

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer — lead ip design (méxico) / méxico