DRAM Layout Engineer: IP Block Design & Verification (Jalisco)

DRAM Layout Engineer: IP Block Design & Verification (Jalisco)

06 oct
|
Micron Technology
|
Jalisco

06 oct

Micron Technology

Jalisco

Micron Technology is seeking an experienced DRAM Layout Engineer to transform schematics into physical layouts for advanced CMOS processes. You will lead IP layout development, perform verification, and drive on-time delivery while coordinating with general teams across the US, India, and Japan.

Ideal candidates have 3+ years in CMOS layouts, strong Cadence skills, and a track record of collaborative leadership in multi-project environments.

#J-18808-Ljbffr

📌 DRAM Layout Engineer: IP Block Design & Verification (Jalisco)
🏢 Micron Technology
📍 Jalisco

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer: ip block design & verification (jalisco) / jalisco

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dram layout engineer: ip block design & verification (jalisco) / jalisco