05 oct
|
Micron Technology
|
Jalisco
05 oct
Micron Technology
Jalisco
Micron Technology is seeking an experienced DRAM Layout Engineer to transform schematics into physical layouts for advanced CMOS processes. You will lead IP layout development, perform verification, and drive on-time delivery while coordinating with integral teams across the US, India, and Japan.
Ideal candidates have 3+ years in CMOS layouts, strong Cadence skills, and a track record of collaborative leadership in multi-project environments.
📌 DRAM Layout Engineer: IP Block Design (Jalisco)
🏢 Micron Technology
📍 Jalisco