Lead Analog Layout Engineer For Ai/Hpc Chips (Jalisco)

Lead Analog Layout Engineer For Ai/Hpc Chips (Jalisco)

29 sep
|
Micron
|
Jalisco

29 sep

Micron

Jalisco

Micron Technology is seeking a Layout Build engineer for our DRAM Team in Guadalajara, Mexico.
You will lead analog, mixed-signal and full-block layout activities, collaborating with general peers across multiple projects.Responsibilities include planning, area and time estimation, and ensuring timely delivery of high-quality layouts while applying Cadence VLE/VXL and Mentor Calibre tools to meet stringent design rules and performance goals.
#J-*****-Ljbffr

📌 Lead Analog Layout Engineer For Ai/Hpc Chips (Jalisco)
🏢 Micron
📍 Jalisco

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: lead analog layout engineer for ai/hpc chips (jalisco) / jalisco

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: lead analog layout engineer for ai/hpc chips (jalisco) / jalisco