Candidates with 8 to 14 years experience is mandatoryGood understanding of ASIC/SoC life cycleHas participated in multiple ASIC/SoC verification till tapeout stageExperience writing ASIC/SoC testplansUVM based testbench development2.Experience to Build and maintain reusable block-level and sub-system testbenches using SystemVerilog and the Universal Verification Methodology (UVM).
"SV functional coverage, Assertions coding1.Expertise & hands-on experience in OVM/UVM methodologies using SV2.Experience to Write, execute, and debug constrained-random and directed test cases based on defined test plans.C based TB development1. Experience in developing TB components for SOC with C, SV1. Experience in developing TB components, including functional coverage implementation and assertion coding2. Experience Set up functional coverage, write system assertions (SVA), and analyze code coverage metrics to identify untested gaps in the design logic.3.Debug complex simulation failures using waveform viewer tools to isolate design bugs from testbench issues.4. Experience in SOC C based tests coding & debuggingGate Level SimulationRegressions, coverage analysisExperience in regression failure analysis, Functional and Code Coverage closureOwn and execute verification closureExperience in Utilizing scripting languages like Perl/Shell scripting to automate regression tests and parse large simulation log files.Experience in Collaborating closely with the hardware design team to analyze, document, and resolve bug reports efficiently.Experience in Document test plans, micro-architecture specifications, and verification results for team reviewsEducationDegree:Bachelor's or Master's degree in Electronics & Communication Engineering (ECE),Electrical Engineering (EE), VLSI Design, or a closely related field"Core Technical SkillsProven industry experience in ASIC/SoC design and verification with multiple successful tape-outs.Expert Languages: Mastery of SystemVerilog, Verilog, and UVM (Universal Verification Methodology).
Digital Logic: Strong foundational knowledge in digital logic design, finite state machines (FSM), FIFO architectures, and clocking concepts.Processor Knowledge: Strong understanding of CPU/GPU architectures, cache coherency, and memory controllers (e.G., DDR4/DDR5, HBM) is highly desirable.
"Tools: Expert proficiency with industry-leading EDA simulators, debuggers (e.G., Synopsys VCS, Siemens QuestaSim, Cadence Xcelium/Verd), and emulation platforms.Protocols: Deep, authoritative knowledge of high-speed protocols (e.G., SPI, I2C,PCIe, NVMe, Ethernet, USB) or complex bus architectures (e.G., AMBA AXI/CHI/ACE)."Scripting: Advanced capability in Python, Tcl, or Perl to create custom automation infrastructure for regressions and metrics tracking.Soft SkillsStrategic Thinking: Ability to foresee technical risks weeks or months in advance and proactively implement mitigation strategies.Influence: Strong leadership and communication skills to guide cross-functional teams and align stakeholders on technical directions.Key ResponsibilitiesCandidates with 8 to 14 years experience is mandatoryGood understanding of ASIC/SoC life cycleHas participated in multiple ASIC/SoC verification till tapeout stageExperience writing ASIC/SoC testplansUVM based testbench development2.Experience to Build and maintain reusable block-level and sub-system testbenches using SystemVerilog and the Universal Verification Methodology (UVM).
"SV functional coverage, Assertions coding1.Expertise & hands-on experience in OVM/UVM methodologies using SV2.Experience to Write, execute, and debug constrained-random and directed test cases based on defined test plans.C based TB development1. Experience in developing TB components for SOC with C, SV1. Experience in developing TB components, including functional coverage implementation and assertion coding2. Experience Set up functional coverage, write system assertions (SVA), and analyze code coverage metrics to identify untested gaps in the design logic.3.Debug complex simulation failures using waveform viewer tools to isolate design bugs from testbench issues.4. Experience in SOC C based tests coding & debuggingGate Level SimulationRegressions, coverage analysisExperience in regression failure analysis,



Functional and Code Coverage closureOwn and execute verification closureExperience in Utilizing scripting languages like Perl/Shell scripting to automate regression tests and parse large simulation log files.Experience in Collaborating closely with the hardware design team to analyze, document, and resolve bug reports efficiently.Experience in Document test plans, micro-architecture specifications, and verification results for team reviewsEducationDegree:Bachelor's or Master's degree in Electronics & Communication Engineering (ECE),Electrical Engineering (EE), VLSI Design, or a closely related field"Core Technical SkillsProven industry experience in ASIC/SoC design and verification with multiple successful tape-outs.Expert Languages: Mastery of SystemVerilog, Verilog, and UVM (Universal Verification Methodology).
Digital Logic: Strong foundational knowledge in digital logic design, finite state machines (FSM), FIFO architectures, and clocking concepts.Processor Knowledge: Strong understanding of CPU/GPU architectures, cache coherency, and memory controllers (e.G., DDR4/DDR5, HBM) is highly desirable.
"Tools: Expert proficiency with industry-leading EDA simulators, debuggers (e.G., Synopsys VCS, Siemens QuestaSim, Cadence Xcelium/Verd), and emulation platforms.Protocols: Deep, authoritative knowledge of high-speed protocols (e.G., SPI, I2C,PCIe, NVMe, Ethernet, USB) or complex bus architectures (e.G., AMBA AXI/CHI/ACE)."Scripting: Advanced capability in Python, Tcl, or Perl to create custom automation infrastructure for regressions and metrics tracking.Soft SkillsStrategic Thinking: Ability to foresee technical risks weeks or months in advance and proactively implement mitigation strategies.Influence: Strong leadership and communication skills to guide cross-functional teams and align stakeholders on technical directions.Skill RequirementsCandidates with 8 to 14 years experience is mandatoryGood understanding of ASIC/SoC life cycleHas participated in multiple ASIC/SoC verification till tapeout stageExperience writing ASIC/SoC testplansUVM based testbench development2.Experience to Build and maintain reusable block-level and sub-system testbenches using SystemVerilog and the Universal Verification Methodology (UVM).
"SV functional coverage, Assertions coding1.Expertise & hands-on experience in OVM/UVM methodologies using SV2.Experience to Write, execute, and debug constrained-random and directed test cases based on defined test plans.C based TB development1. Experience in developing TB components for SOC with C, SV1. Experience in developing TB components, including functional coverage implementation and assertion coding2. Experience Set up functional coverage, write system assertions (SVA), and analyze code coverage metrics to identify untested gaps in the design logic.3.Debug complex simulation failures using waveform viewer tools to isolate design bugs from testbench issues.4. Experience in SOC C based tests coding & debuggingGate Level SimulationRegressions, coverage analysisExperience in regression failure analysis, Functional and Code Coverage closureOwn and execute verification closureExperience in Utilizing scripting languages like Perl/Shell scripting to automate regression tests and parse large simulation log files.Experience in Collaborating closely with the hardware design team to analyze, document, and resolve bug reports efficiently.Experience in Document test plans, micro-architecture specifications, and verification results for team reviewsEducationDegree:Bachelor's or Master's degree in Electronics & Communication Engineering (ECE),Electrical Engineering (EE), VLSI Design, or a closely related field"Core Technical SkillsProven industry experience in ASIC/SoC design and verification with multiple successful tape-outs.Expert Languages: Mastery of SystemVerilog, Verilog, and UVM (Universal Verification Methodology).
Digital Logic: Strong foundational knowledge in digital logic design, finite state machines (FSM), FIFO architectures, and clocking concepts.Processor Knowledge: Strong understanding of CPU/GPU architectures, cache coherency, and memory controllers (e.G., DDR4/DDR5, HBM) is highly desirable.
"Tools: Expert proficiency with industry-leading EDA simulators, debuggers (e.G., Synopsys VCS, Siemens QuestaSim,



Cadence Xcelium/Verd), and emulation platforms.Protocols: Deep, authoritative knowledge of high-speed protocols (e.G., SPI, I2C,PCIe, NVMe, Ethernet, USB) or complex bus architectures (e.G., AMBA AXI/CHI/ACE)."Scripting: Advanced capability in Python, Tcl, or Perl to create custom automation infrastructure for regressions and metrics tracking.Soft SkillsStrategic Thinking: Ability to foresee technical risks weeks or months in advance and proactively implement mitigation strategies.Influence: Strong leadership and communication skills to guide cross-functional teams and align stakeholders on technical directions.Other RequirementsCandidates with 8 to 14 years experience is mandatoryGood understanding of ASIC/SoC life cycleHas participated in multiple ASIC/SoC verification till tapeout stageExperience writing ASIC/SoC testplansUVM based testbench development2.Experience to Build and maintain reusable block-level and sub-system testbenches using SystemVerilog and the Universal Verification Methodology (UVM).
"SV functional coverage, Assertions coding1.Expertise & hands-on experience in OVM/UVM methodologies using SV2.Experience to Write, execute, and debug constrained-random and directed test cases based on defined test plans.C based TB development1. Experience in developing TB components for SOC with C, SV1. Experience in developing TB components, including functional coverage implementation and assertion coding2. Experience Set up functional coverage, write system assertions (SVA), and analyze code coverage metrics to identify untested gaps in the design logic.3.Debug complex simulation failures using waveform viewer tools to isolate design bugs from testbench issues.4. Experience in SOC C based tests coding & debuggingGate Level SimulationRegressions, coverage analysisExperience in regression failure analysis, Functional and Code Coverage closureOwn and execute verification closureExperience in Utilizing scripting languages like Perl/Shell scripting to automate regression tests and parse large simulation log files.Experience in Collaborating closely with the hardware design team to analyze, document, and resolve bug reports efficiently.Experience in Document test plans, micro-architecture specifications, and verification results for team reviewsEducationDegree:Bachelor's or Master's degree in Electronics & Communication Engineering (ECE),Electrical Engineering (EE), VLSI Design, or a closely related field"Core Technical SkillsProven industry experience in ASIC/SoC design and verification with multiple successful tape-outs.Expert Languages: Mastery of SystemVerilog, Verilog, and UVM (Universal Verification Methodology).
Digital Logic: Strong foundational knowledge in digital logic design, finite state machines (FSM), FIFO architectures, and clocking concepts.Processor Knowledge: Strong understanding of CPU/GPU architectures, cache coherency, and memory controllers (e.G., DDR4/DDR5, HBM) is highly desirable.
"Tools: Expert proficiency with industry-leading EDA simulators, debuggers (e.G., Synopsys VCS, Siemens QuestaSim, Cadence Xcelium/Verd), and emulation platforms.Protocols: Deep, authoritative knowledge of high-speed protocols (e.G., SPI, I2C,PCIe, NVMe, Ethernet, USB) or complex bus architectures (e.G., AMBA AXI/CHI/ACE)."Scripting: Advanced capability in Python, Tcl, or Perl to create custom automation infrastructure for regressions and metrics tracking.Soft SkillsStrategic Thinking: Ability to foresee technical risks weeks or months in advance and proactively implement mitigation strategies.Influence: Strong leadership and communication skills to guide cross-functional teams and align stakeholders on technical directions.At HCLTech, you'll supercharge your potential.
You'll find your career.
And you'll find your spark.
All at a place that knows that helping its customers stay on top starts by putting its people first.HCLTech is a general technology company, home to more than 223,000 people across 60 countries, delivering industry-leading capabilities centered around digital, engineering, cloud and AI, powered by a broad portfolio of technology services and products.
We work with clients across all major verticals, providing industry solutions for Financial Services, Manufacturing, Life Sciences and Healthcare, Technology and Services, Telecom and Media, Retail and CPG, and Public Services.
Consolidated revenues as of 12 months ending June ****totaled $14.8billion.
#J-*****-Ljbffr

📌 Senior Technical Architect (Guanajuato)
🏢 HCL Technologies
📍 Guanajuato