Micron Technology is seeking a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work with experienced engineers, gain hands-on experience with floorplanning, placement, routing, and physical verification, and develop automation solutions to improve productivity and quality.
The role involves scripting with Python or Perl, collaborating across teams, and applying AI-supported development practices.
#J-18808-Ljbffr
📌 DRAM IP Layout Intern — Automation & Verification (México)
🏢 Micron Technology
📍 México
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.