Micron Technology is seeking a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work with experienced layout engineers on floorplanning, placement, routing and physical verification.
You will also gain hands-on experience with scripting and AI-supported development to improve engineering productivity and design quality. This internship offers exposure to CAD tools and industry standards.
#J-18808-Ljbffr
📌 DRAM IP Layout Intern — Automation & AI (Centro)
🏢 Micron Technology
📍 Centro
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.