Req ID: JR108252 DRAM Layout engineer (Intern)

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

SUMMARY

At Micron, we focus on developing groundbreaking silicon-to-systems solutions. We handle technology development, advanced memory builds, product development, system development, and validation to create world-class memory solutions.

RESPONSIBILITIES

- Design and Verify All Levels of Analog and Digital Layout
- Use computer aided design software (i.e. Cadence, Calibre, etc.)
- Work with Design Engineers to floor plan and design layout
- Understand and follow verification protocols
- Apply custom and/or automated layout techniques to design pitch, array, and peripheral layout for digital and analog circuits.
- Collaborate with build engineering to understand layout methodology.
- Possess basic understanding of circuit design and electronics.

Minimum Qualifications

- Student pursuing a bachelor's degree (last 2 semesters preferred) in Electrical Engineering, Electronics Engineering, Mechatronics, Robotics, Nanotechnology, Computer Engineering, or a related field.
- Completed coursework or academic projects related to microelectronics, semiconductor devices, VLSI, or integrated circuit design.
- Basic understanding of CMOS technology and layout design principles.
- Effective interpersonal and problem-solving abilities.

Preferred Qualifications





- Strong interest in semiconductor physical design and memory technologies.
- Self-motivated, enthusiastic team player with a willingness to learn.
- Familiarity with Linux environments and scripting basics.
- Exposure to EDA tools such as Cadence Virtuoso, Synopsys IC Compiler II, Fusion Compiler, or similar tools is a plus.
- Experience with programming or scripting languages such as Python, Tcl, Perl, C, or C++ is a plus.
- Understanding of physical verification concepts (DRC, LVS, ERC) is a plus.
- Using AI Tools for Design procedures.

Intern Senior- Non Mfg.

Relocation Level: TBD

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

#J-18808-Ljbffr

📌 DRAM Layout engineer (Intern) (San Pedro Tlaquepaque)
🏢 Micron Technology
📍 San Pedro Tlaquepaque