17 ago
|
Micron Technology
|
Centro
17 ago
Micron Technology
Centro
Job Description For more than 45 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world uses information to enrich life. We are looking for Layout Design engineer at our Micron Technology’s HBM Team in Guadalajara, Mexico. As a Layout Design engineer, you will be working for intensive applications such as artificial intelligence and high performance computing solution, High Bandwidth Memory. As a Layout Design Engineer you will be collaborating with peer teams crossing Micron integral footprint, in a multiple projects-based environment.
Responsibilities Design and development of analog, mixed-signal, custom digital block and full chip level integration support.
Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
Responsible for on-time delivery of block-level layouts with acceptable quality.
Will bee leading planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.
Effectively communicating with Global engineering teams to assure the success of layout project.
Minimum Qualification 5+ years of experience in analog/custom layout design in advanced CMOS process, in various technology nodes (Planar, FinFET).
BE or MTech in Electronic/VLSI Engineering, or related.
Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.
Should have hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,
Knowledge of Analog Layout fundamentals (e.g., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive parasitic devices etc.)
Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
Ability to understand design constraints and implement high-quality layouts.
Preferred qualifications Multiple Tape out support experience will be an added advantage.
Experience in managing multiple layout projects, ensuring quality checks are taken care at all stages of layout development.
Excellent command and problem-solving skills in physical verification of custom layout.
Semiconductor Design Engineer 5 Relocation Level: TBD
Disclaimer “The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position.”
Benefits As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc
Equal Opportunity Statement Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
#J-18808-Ljbffr
📌 PRINCIPAL ENGINEER HBM LAYOUT Tlaquepaque, Jalisco, Mexico (Centro)
🏢 Micron Technology
📍 Centro