13 ago
|
Semiconductor Engineering
|
México
13 ago
Semiconductor Engineering
México
Semiconductor Engineering seeks a hands-on So C Design Verification Engineer to drive verification for complex So C/IP blocks. You will own verification planning, UVM testbench development, directed and constrained-random test content, coverage closure, and debug across block, subsystem, and So C levels. You’ll collaborate with design, architecture, firmware, and validation teams to deliver high-quality silicon on schedule.
📌 Soc verification engineer: uvm testbenches, coverage lead (México)
🏢 Semiconductor Engineering
📍 México