Soc verification engineer: uvm testbenches, coverage lead (México)

Soc verification engineer: uvm testbenches, coverage lead (México)

13 ago
|
Semiconductor Engineering
|
México

13 ago

Semiconductor Engineering

México

Semiconductor Engineering seeks a hands-on So C Design Verification Engineer to drive verification for complex So C/IP blocks. You will own verification planning, UVM testbench development, directed and constrained-random test content, coverage closure, and debug across block, subsystem, and So C levels. You’ll collaborate with design, architecture, firmware, and validation teams to deliver high-quality silicon on schedule.

📌 Soc verification engineer: uvm testbenches, coverage lead (México)
🏢 Semiconductor Engineering
📍 México

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: soc verification engineer: uvm testbenches, coverage lead (méxico) / méxico

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: soc verification engineer: uvm testbenches, coverage lead (méxico) / méxico