we’re looking for a hands‑on soc design verification engineer to drive verification for complex soc/ip blocks. You will own verification planning, uvm testbench development, test content creation (directed and constrained-random), coverage closure, and debug across block, subsystem, and soc levels. You’ll collaborate closely with design, architecture, firmware, and validation teams to deliver high-quality silicon on schedule.