Micron Technology in Tlaquepaque, Jalisco seeks a skilled engineer to design and verify layouts for DRAM products. This role involves collaborating with general teams and leading layout projects to ensure timely delivery with high quality.
Candidates should have a strong foundation in Electronic/VLSI Engineering with at least 3 years of experience in advanced CMOS processes, excellent problem-solving skills, and proficient use of Cadence tools.
#J-18808-Ljbffr
📌 DRAM IP Layout Engineer — Precision & Leadership (San Pedro Tlaquepaque)
🏢 Micron Technology
📍 San Pedro Tlaquepaque
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.