Micron Technology, Inc. is seeking a DRAM Design Tech Layout Engineer in Tlaquepaque, Jalisco, Mexico.You will translate schematics into layout suitable for fabrication reticles and work with Design and other engineering groups to apply various layout techniques for digital and analog circuits.
Responsibilities include IP layout development, layout verification (LVS/DRC/EM), and ensuring on‐time delivery of high‐quality layouts.
#J-*****-Ljbffr
📌 Dram Layout Engineer – Ip Layout & Verification (San Pedro Tlaquepaque)
🏢 Micron Memory Malaysia Sdn Bhd
📍 San Pedro Tlaquepaque
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.