Senior Soc Verification Engineer: Uvm, Coverage & Debug (Jalisco)

Senior Soc Verification Engineer: Uvm, Coverage & Debug (Jalisco)

05 ago
|
Intel..
|
Jalisco

05 ago

Intel..

Jalisco

Intel in Mexico is seeking a hands-on SoC Design Verification Engineer to drive verification for complex IP blocks and SoC features.You will own planning, UVM testbenches, constrained-random testing, coverage closure, and debug across levels, collaborating with design, architecture, firmware, and validation teams to deliver silicon on schedule.Minimum qualifications include a bachelor's in Electrical or Computer Engineering and 5+ years in SoC/IP verification, with strong UVM/SystemVerilog,#J-*****-Ljbffr

📌 Senior Soc Verification Engineer: Uvm, Coverage & Debug (Jalisco)
🏢 Intel..
📍 Jalisco

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior soc verification engineer: uvm, coverage & debug (jalisco) / jalisco

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior soc verification engineer: uvm, coverage & debug (jalisco) / jalisco