Senior SoC Verification Engineer: UVM, Coverage & Debug (Centro)

Senior SoC Verification Engineer: UVM, Coverage & Debug (Centro)

04 ago
|
Intel..
|
Centro

04 ago

Intel..

Centro

Intel in Mexico is seeking a hands-on SoC Design Verification Engineer to drive verification for complex IP blocks and SoC features. You will own planning, UVM testbenches, constrained-random testing, coverage closure, and debug across levels, collaborating with design, architecture, firmware, and validation teams to deliver silicon on schedule.

Minimum qualifications include a bachelor's in Electrical or Computer Engineering and 5+ years in SoC/IP verification, with strong UVM/SystemVerilog,

#J-18808-Ljbffr

📌 Senior SoC Verification Engineer: UVM, Coverage & Debug (Centro)
🏢 Intel..
📍 Centro

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior soc verification engineer: uvm, coverage & debug (centro) / centro

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior soc verification engineer: uvm, coverage & debug (centro) / centro